

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

LISTING OF CLAIMS:

1. (currently amended): A semiconductor device comprising:

a plurality of processing elements; and

a single switcher that connects each of the plural processing elements to each other,

wherein each of the plural processing elements includes a network interface and is connected to the single switcher via the network interface,

wherein the plural processing elements are located around the single switcher, and

wherein one of the plural processing elements and the single switcher are connected by peer-to-peer connection via at least one transmission line.

2. (canceled):

3. (currently amended): The semiconductor device of claim [[2]] 1, wherein the switcher is located at the center position of the semiconductor device.

4. (previously presented): The semiconductor device of claim 1, wherein the plural processing elements and the single switcher are implemented in a single semiconductor chip.

5. (previously presented): The semiconductor device of claim 1, wherein the plural processing elements and the single switcher are implemented in a single package.

6. (canceled).

7. (previously presented): The semiconductor device of claim 1, wherein each of the plural processing elements has a function of the same hierarchical level.

8. (previously presented): The semiconductor device of claim 1, wherein at least one of the plural processing elements and the single switcher are located in a space where light is confined, and each of the at least one of the plural processing elements and the single switcher has a light emitting element and a light receiving element, wherein an optical communication is performed between the at least one of the plural processing elements and the single switcher.

9. (previously presented): The semiconductor device of claim 1 further comprising:

a plurality of semiconductor chips each of which includes plural processing elements and a single switcher; and

at least one inter-switcher which connects the semiconductor chips to each other.

10. (previously presented): The semiconductor device of claim 9, wherein the plural semiconductor chips and the inter-switcher are implemented on a single package.

11. (previously presented): The semiconductor device of claim 9, wherein the inter-switcher is located in one of the plural semiconductor chips, and the plural semiconductor chips are implemented on a plurality of stacked packages.

12. (original): The semiconductor device of claim 9, wherein each of the switcher and the inter-switcher is a circuit switching.

13. (previously presented): The semiconductor device of claim 1, wherein each of the plural processing elements are only connected to the single switcher, through each respective network interface.

14. (currently amended): A semiconductor device comprising:

a plurality of peripheral input/output processing elements;

a core processor; and

a single switcher that connects each of the plural peripheral processing elements and the core processor to each other,

wherein each of the plural peripheral processing elements and the core processor includes a network interface and

are connected to the single switcher via a respective network interface,

wherein the plural processing elements are located around the single switcher, and

wherein one of the plural processing elements and the single switcher are connected by peer-to-peer connection via at least one transmission line.

AMENDMENTS TO THE DRAWINGS:

The attached drawing sheet includes changes to Figure 4 as filed. This sheet, which includes Figure 4, replaces the previously amended sheet including Figure 4.

Attachment: Replacement Sheet